





Chapter 4

Combinational Logic



Chapter 4 Combinational Logic





FIGURE 4.1

Block diagram of combinational circuit

Sequential Logic





Combinational Logic

aka. Combinational Circuit

Combination of logic gates on the present inputs → the outputs *at any time*!


A combinational circuit performs an operation that can be specified logically by a set of Boolean functions.

Voltage



Time


Voltage



Propagation Delay (Gate Delay) $\approx \Delta t$

https://en.wikipedia.org/wiki/Propagation_delay#Electronics

Voltage



Propagation Delay (Gate Delay) $\approx \Delta t \approx 0$


https://en.wikipedia.org/wiki/Propagation_delay#Electronics

What we've done so far

Combinational Logic aka. Combinational Circuit

Design a combinational logic circuit:

1. Truth Table (Inputs, Outputs)
2. Output Boolean Functions (SoP: $\sum m$ | PoS: $\prod M$)
3. Minimization
 - Algebraically | K-Map | Quine-McCluskey
 - Double NOT >> NAND-only of SoP | NOR-only of PoS
4. Logic Diagram | Circuit



THE INTERNATIONAL Calculator Collector

Spring 1993

Issue No. 1



The Cat Tech circa 1967

Photo Courtesy Texas Instruments

Company Profile:



Who can forget the "Bowmar Brain" series of calculators from the early '70s?


Bowmar was the first American company that made and sold their own line of portable electronic machines.

The story starts around 1970 when Bowmar, then a manufacturer of Light Emitting Diodes (LEDs), tried to sell their numeric display product to Japanese manufacturers for use in their electronic products.

Bowmar wasn't too successful. The Japanese were using a fluorescent style display that was cheaper and had a few design features the manufacturers liked better.

So, president Ed White, a consummate entrepreneur, and his staff came up with an even better idea — make the whole electronic calculator themselves.


Up to now, most of the so-called "portable" calculators



Jack St. Clair Kilby (November 8, 1923 – June 20, 2005)

The Beginning

If you're past your mid-30s, you probably remember your first simple hand-held calculator costing over \$50 (in early 1970's dollars). Depending how much older you are, your first could have been upwards to \$400. And we're just talking the basic four functions here — addition, subtraction, multiplication, and division. Percentage and memory features were extra (if they were even available at that point in time).




Calculator

Decimal Interface (External)

Binary Calculation (Internal)

Decimal vs. Binary Systems

4.9 An ABCD-to-seven-segment decoder is a combinational circuit that converts a decimal digit in BCD to an appropriate code for the selection of segments in an indicator used to display the decimal digit in a familiar form. The seven outputs of the decoder (a, b, c, d, e, f, g) select the corresponding segments in the display, as shown in Fig. P4.9(a). The numeric display chosen to represent the decimal digit is shown in Fig. P4.9(b). Using a truth table and Karnaugh maps, design the BCD-to-seven-segment decoder using a minimum number of gates. The six invalid combinations should result in a blank display. (HDL—see Problem 4.51.)




(a) Segment designation




(b) Numerical designation for display

FIGURE P4.9



Binary Number





Binary Number





Binary Number




Binary Number




Binary Number



Binary Number



Binary Number



From 10 to 15, don't care conditions!

Truth Table

Display Decoder

D	C	B	A	a	b	c	d	e	f	g
0	0	0	0							
0	0	0	1							
0	0	1	0							
0	0	1	1							
0	1	0	0							
0	1	0	1							
0	1	1	0							
0	1	1	1							
1	0	0	0							
1	0	0	1							
1	0	1	0	✗	✗	✗	✗	✗	✗	✗
1	0	1	1	✗	✗	✗	✗	✗	✗	✗
1	1	0	0	✗	✗	✗	✗	✗	✗	✗
1	1	0	1	✗	✗	✗	✗	✗	✗	✗
1	1	1	0	✗	✗	✗	✗	✗	✗	✗
1	1	1	1	✗	✗	✗	✗	✗	✗	✗

D	C	B	A	a	b	c	d	e	f	g
0	0	0	0	1						
0	0	0	1	0						
0	0	1	0	1						
0	0	1	1	1						
0	1	0	0	0						
0	1	0	1	1						
0	1	1	0	1						
0	1	1	1	1						
1	0	0	0	1						
1	0	0	1	1						
1	0	1	0	×	×	×	×	×	×	×
1	a f g e d b c b c									×
1										×
1										×
1										×
1	1	1	1	×	×	×	×	×	×	×

D	C	B	A	a	b	c	d	e	f	g
0	0	0	0	1	1					
0	0	0	1	0	1					
0	0	1	0	1	1					
0	0	1	1	1	1					
0	1	0	0	0	1					
0	1	0	1	1	0					
0	1	1	0	1	0					
0	1	1	1	1	1					
1	0	0	0	1	1					
1	0	0	1	1	1					
1	0	1	0	x	x	x	x	x	x	x
1										x
1										x
1										x
1										x
1	1	1	1	x	x	x	x	x	x	x

D	C	B	A	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1
1	0	1	0	✗	✗	✗	✗	✗	✗	✗
1	<i>a</i> <i>f</i> <i>e</i> <i>g</i> <i>d</i> <i>b</i> <i>c</i> 0 1 2 3 4 5 6 7 8 9									✗
1										✗
1										✗
1										✗
1	1	1	1	✗	✗	✗	✗	✗	✗	✗

Algebraically Minimize ☹️


? × ?-Variable K-Map



D	C	B	A	a
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	×
1	0	1	1	×
1	1	0	0	×
1	1	0	1	×
1	1	1	0	×
1	1	1	1	×

		BA			
		00	01	11	10
DC	00	1	0	1	1
	01	0	1	1	1
	11	×	×	×	×
	10	1	1	×	×


$$a_{\text{sop}} = ?$$



D	C	B	A	a
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	×
1	0	1	1	×
1	1	0	0	×
1	1	0	1	×
1	1	1	0	×
1	1	1	1	×

		BA			
		00	01	11	10
DC	00	1	0	1	1
	01	0	1	1	1
	11	×	×	×	×
	10	1	1	×	×


$$a_{\text{sop}} = B + DC' + D'CA + D'C'A'$$



D	C	B	A	a
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	×
1	0	1	1	×
1	1	0	0	×
1	1	0	1	×
1	1	1	0	×
1	1	1	1	×

		BA			
		00	01	11	10
DC	00	1	0	1	1
	01	0	1	1	1
	11	×	×	×	×
	10	1	1	×	×

$$a_{\text{sop}} = B + D + CA + C'A'$$




D	C	B	A	a
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	x
1	0	1	1	x
1	1	0	0	x
1	1	0	1	x
1	1	1	0	x
1	1	1	1	x

		BA			
		00	01	11	10
DC	00	1	0	1	1
	01	0	1	1	1
	11	x	x	x	x
	10	1	1	x	x

$$a_{\text{pos}} = (CB'A' + D'C'B'A)'$$


$$= (C' + B + A)(D + C + B + A')$$



D	C	B	A	b
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	×
1	0	1	1	×
1	1	0	0	×
1	1	0	1	×
1	1	1	0	×
1	1	1	1	×


		BA			
		00	01	11	10
DC	00	1	1	1	1
	01	1	0	0	1
	11	×	×	×	×
	10	1	1	×	×

$$b_{\text{pos}} = (CA)' = C' + A'$$



7 × 4-Variable K-Map

Display Decoder



At Home!

Binary Adder

Design a logic circuit that
adds two binary digits (bit).

Input binary variables:
X and Y

Range of outputs?


	0	0	1	1
+	0	1	0	1
	0	1	1	C=1 0

	0	0	1	1
+	0	1	0	1
	C=0 0	C=0 1	C=0 1	C=1 0


$$\begin{array}{r} X \\ + Y \\ \hline C S \end{array}$$

Output binary variables:
Carry and Sum

Y	X	$F_2 = C(Y, X) = YX$	$F_1 = S(Y, X) = Y'X + YX'$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0





$$S = x \oplus y$$
$$C = xy$$



$$S = x \oplus y$$
$$C = xy$$

Half Adder: Just 2 bits: $X+Y$





Design a logic circuit that
adds two binary numbers!

Range of inputs:
2 binary numbers in range
 $[00,11]_2$

Input binary variables:

$$X = X_2X_1 \text{ and } Y = Y_2Y_1$$

Range of outputs?

	00	00	00	...	11
+	00	01	10	...	11
	C=0 00	C=0 01	C=0 10		C=1 10

$$\begin{array}{r}
 X_2 X_1 \\
 + \quad Y_2 Y_1 \\
 \hline
 \text{C} \quad S_2 S_1
 \end{array}$$

Range of outputs?
Carry, S_2 , S_1

Y_2	Y_1	X_2	X_1	$C(Y_1, Y_2, X_2, X_1)$	$S_2(Y_1, Y_2, X_2, X_1)$	$S_1(Y_1, Y_2, X_2, X_1)$
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	1	0
0	0	1	1	0	1	1
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	0	1	1
0	1	1	1	1	0	0
1	0	0	0	0	1	0
1	0	0	1	0	1	1
1	0	1	0	1	0	0
1	0	1	1	1	0	1
1	1	0	0	0	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	1
1	1	1	1	1	1	0



Y_2	Y_1	X_2	X_1	$C(Y_1, Y_2, X_2, X_1)$	$S_2(Y_1, Y_2, X_2, X_1)$	$S_1(Y_1, Y_2, X_2, X_1)$
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	0	0
0	0	1	1	0	0	1
0	1	0	0	0	0	1
0	1	0	1	0	0	0
0	1	1	0	0	0	1
0	1	1	1	0	0	0
1	0	0	0	0	1	1
1	0	0	1	0	1	0
1	0	1	0	1	1	0
1	0	1	1	1	1	1
1	1	0	0	0	0	1
1	1	0	1	1	1	0
1	1	1	0	1	1	1
1	1	1	1	1	1	0



Wait a sec!



Can we re-use the half adder?

Half adder for adding 2 bits.
How about having 2 half adders for adding 2 × 2 bits?

$$\begin{array}{r}
 X_2 X_1 \\
 + \quad Y_2 Y_1 \\
 \hline
 \text{C} \quad S_2 S_1
 \end{array}$$









C=1

0 1


+ 0 1

C=0 1 0





$$\begin{array}{r} C_p \\ X \\ + \quad Y \\ \hline C \quad S \end{array}$$



Design a logic circuit that adds two binary digits (bit) and a carry bit.

C_p	Y	X	$C = \sum m(3,5,6,7)$	$S = \sum m(1,2,4,7)$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$S = \sum m(1, 2, 4, 7)$$

		YX			
		00	01	11	10
C _p	0	0 m ₀	1 m ₁	0 m ₃	1 m ₂
	1	1 m ₄	0 m ₅	1 m ₇	0 m ₆

$$C = \sum m(3, 5, 6, 7)$$

		YX			
		00	01	11	10
C _p	0	0 m ₀	0 m ₁	1 m ₃	0 m ₂
	1	0 m ₄	1 m ₅	1 m ₇	1 m ₆

$$S = \sum m(1, 2, 4, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	1 m_1	0 m_3	1 m_2
	1	1 m_4	0 m_5	1 m_7	0 m_6

$$S = C'_p Y'X + C'_p YX' + C_p Y'X' + C_p YX$$

$$S = \sum m(1, 2, 4, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	1 m_1	0 m_3	1 m_2
	1	1 m_4	0 m_5	1 m_7	0 m_6

$$\begin{aligned}
 S &= C'_p Y'X + C'_p YX' + C_p Y'X' + C_p YX \\
 &= C'_p (Y'X + YX') + C_p (Y'X' + YX)
 \end{aligned}$$

$$S = \sum m(1, 2, 4, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	1 m_1	0 m_3	1 m_2
	1	1 m_4	0 m_5	1 m_7	0 m_6

$$\begin{aligned}
 S &= C'_p Y'X + C'_p YX' + C_p Y'X' + C_p YX \\
 &= C'_p (Y'X + YX') + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (Y'X' + YX)
 \end{aligned}$$

$$S = \sum m(1, 2, 4, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	1 m_1	0 m_3	1 m_2
	1	1 m_4	0 m_5	1 m_7	0 m_6

$$\begin{aligned}
 S &= C'_p Y'X + C'_p YX' + C_p Y'X' + C_p YX \\
 &= C'_p (Y'X + YX') + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (X \odot Y)
 \end{aligned}$$

$$S = \sum m(1, 2, 4, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	1 m_1	0 m_3	1 m_2
	1	1 m_4	0 m_5	1 m_7	0 m_6

$$\begin{aligned}
 S &= C'_p Y'X + C'_p YX' + C_p Y'X' + C_p YX \\
 &= C'_p (Y'X + YX') + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (X \odot Y) \\
 &= C'_p (X \oplus Y) + C_p (X \oplus Y)'
 \end{aligned}$$

$$\begin{aligned}
 (X \oplus Y)' &= (Y'X + YX')' \\
 &= (Y'X)'(YX')' \\
 &= (Y + X')(Y' + X) \\
 &= YY' + YX + X'Y' + X'X \\
 &= 0 + YX + X'Y' + 0 \\
 &= YX + X'Y' \\
 &= Y \odot X
 \end{aligned}$$

$$S = \sum m(1, 2, 4, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	1 m_1	0 m_3	1 m_2
	1	1 m_4	0 m_5	1 m_7	0 m_6

$$\begin{aligned}
 S &= C'_p Y'X + C'_p YX' + C_p Y'X' + C_p YX \\
 &= C'_p (Y'X + YX') + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (X \odot Y) \\
 &= C'_p (X \oplus Y) + C_p (X \oplus Y)' \\
 &= C'_p \alpha + C_p \alpha'
 \end{aligned}$$

$$S = \sum m(1, 2, 4, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	1 m_1	0 m_3	1 m_2
	1	1 m_4	0 m_5	1 m_7	0 m_6

$$\begin{aligned}
 S &= C'_p Y'X + C'_p YX' + C_p Y'X' + C_p YX \\
 &= C'_p (Y'X + YX') + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (X \odot Y) \\
 &= C'_p (X \oplus Y) + C_p (X \oplus Y)' \\
 &= C'_p \alpha + C_p \alpha' \\
 &= C_p \oplus \alpha
 \end{aligned}$$

$$S = \sum m(1, 2, 4, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	1 m_1	0 m_3	1 m_2
	1	1 m_4	0 m_5	1 m_7	0 m_6

$$\begin{aligned}
 S &= C'_p Y'X + C'_p YX' + C_p Y'X' + C_p YX \\
 &= C'_p (Y'X + YX') + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (Y'X' + YX) \\
 &= C'_p (X \oplus Y) + C_p (X \odot Y) \\
 &= C'_p (X \oplus Y) + C_p (X \oplus Y)' \\
 &= C'_p \alpha + C_p \alpha' \\
 &= C_p \oplus \alpha \\
 &= C_p \oplus (X \oplus Y)
 \end{aligned}$$

$$S = \sum m(1, 2, 4, 7)$$

$$= C_p \oplus (X \oplus Y)$$


		YX			
		00	01	11	10
C_p	0	0 m_0	1 m_1	0 m_3	1 m_2
	1	1 m_4	0 m_5	1 m_7	0 m_6


$\oplus$ is associative, we can drop (). But let's keep them!


$$C = \sum m(3, 5, 6, 7)$$

		YX			
		00	01	11	10
C_p	0	0 m_0	0 m_1	1 m_3	0 m_2
	1	0 m_4	1 m_5	1 m_7	1 m_6

$$= YX + C_p X + C_p Y$$








$$\begin{array}{r}
 X_2 X_1 \\
 + Y_2 Y_1 \\
 \hline
 \boxed{C} S_2 S_1
 \end{array}$$




$$\begin{array}{r}
 \boxed{C} \boxed{0} \\
 X_2 X_1 \\
 + Y_2 Y_1 \\
 \hline
 \boxed{C} S_2 S_1
 \end{array}$$





Design a logic circuit that
adds two binary numbers!

$$\begin{array}{r}
 C_3 C_2 C_1 C_0 \\
 X_4 X_3 X_2 X_1 \\
 + \quad Y_4 Y_3 Y_2 Y_1 \\
 \hline
 C4 \quad S_4 S_3 S_2 S_1
 \end{array}$$


A dashed curved arrow points from the digit 0 in the top row to the digit C₀ in the green box.







74LS83 pinout



Vcc

A₁–A₄

B₁–B₄

C₀

Σ₁–Σ₄

C₄

5.5V max, 5V Typical

Operand A Inputs

Operand B Inputs

Carry Input


Sum Outputs (Note b)

Carry Output (Note b)

eBay > Business & Industrial > Electrical Equipment & Supplies > Other Electrical Equipment & Supplies

[Share](#)

74283 - 74F283N 4-Bit Binary Full Adder w/ Fast Carry, DIP-16



C \$6.55
+ C \$4.89 Shipping

Get it by **Tue, Nov 10 - Tue, Nov 17** from Havre-aux-Maisons, QC, Canada

- **New** condition
- 30 day returns - Buyer pays return shipping |

[Return policy](#)
[Read seller's description](#)
[See details](#)

 MONEY BACK GUARANTEE


Qty: 1

[Buy It Now](#)[Add to cart](#)[Watch](#)

Sold by
[vedge23](#) (3476)
100.0% Positive feedback
[Contact seller](#)


More on Full-Adder

Full Adder =? Half Adder + ...



Lecture Assignment

Full Adder =? Half Adder + ...




Lecture Assignment


Full Adder $\propto$ 2 Half Adder

At Home!


Carry Propagation



If gate delay is Δt , how long does it take to see the $S=S_2S_1$?



Lecture Assignment



If gate delay is Δt , how long does it take to see the $S = S_4 S_3 S_2 S_1$?

At Home!


Carry Lookahead

$C_{1:n} \rightarrow$ Constant Delay
Book Page 138-141

Full Adder

Does it matter we have **signed** or **unsigned** binary numbers?
Justify your answer.

Arithmetic
&
Logical Op



```
graph LR; A((Arithmetic & Logical Op)) --> B[Binary Adder, Binary Subtractor, Binary Multiplier]; A --> C[Binary Comparator (Magnitude Comparator)];
```

The diagram consists of an orange circle on the left containing the text 'Arithmetic & Logical Op'. A black arrow points from the right side of this circle to a light blue rectangular box on the right. This box is divided into two horizontal sections. The top section contains the text 'Binary Adder, **Binary Subtractor**, Binary Multiplier', and the bottom section contains the text 'Binary Comparator (Magnitude Comparator)'.

Binary Adder, **Binary Subtractor**, Binary Multiplier

Binary Comparator (Magnitude Comparator)

Binary Subtractor

Half-Subtractor $\rightarrow$ Full-Subtractor $\rightarrow$ n-bit Full-Subtractor

Lecture Assignments

Binary Subtractor

Signed-2's-Complement

$$X - Y$$

Subtraction in Signed-2's-Complement

$$X + 2's\text{-comp}(Y)$$

Subtraction in Signed-2's-Complement


$$X + 1's\text{-comp}(Y) + 1$$

Subtraction in Signed-2's-Complement

$$X_n X_{n-1} \dots X_2 X_1 - Y_n Y_{n-1} \dots Y_2 Y_1$$


Subtraction in Signed-2's-Complement

bitwise



$$X + Y' + 1$$


Subtraction in Signed-2's-Complement


bitwise



$$X + Y' + (C_0=1)$$

Subtraction in Signed-2's-Complement











$$Y_i ? C_0 = \begin{cases} C_0 = 0 \rightarrow Y_i \\ C_0 = 1 \rightarrow Y'_i \end{cases}$$

$$Y_i \oplus C_0 = \begin{cases} C_0 = 0 \rightarrow Y_i \\ C_0 = 1 \rightarrow Y'_i \end{cases}$$



$A=0 \rightarrow$ Adder

$A=1 \rightarrow$ Subtractor



Overflow

Signed-2's-Complement
